Abstract-Recently, several programming models have been proposed that try to relieve parallel programming. One of these programming models is StarSs. In StarSs, the programmer has to identify pieces of code that can be executed as tasks, as well as their inputs and outputs. Thereafter, the runtime system (RTS) determines the dependencies between tasks and schedules ready tasks onto worker cores. Previous work has shown, however, that the StarSs RTS may constitute a bottleneck that limits the scalability of the system and proposed a hardware task management system called Nexus to eliminate this bottleneck. Nexus has several limitations, however. For example, the number of inputs and outputs of each task is limited to a fixed constant and Nexus does not support double buffering. In this paper we present Nexus++ that addresses these as well as other limitations. Experimental results show that double buffering achieves a speedup of 54×/143× with/without modeling memory contention respectively, and that Nexus++ significantly enhances the scalability of applications parallelized using StarSs.
I. INTRODUCTION
Due to the advent of multicore architectures, several parallel programming models have been proposed that aim at relieving parallel programming. Examples include Google's MapReduce [4] , Intel's TBB [14] , and StarSs [12] . StarSs, like OpenMP [3] , enables the programmer to express parallelism by adding pragmas to the code. These pragmas identify pieces of code that can be executed as tasks, as well as their inputs and outputs. Based on the inputs and outputs, the RTS can determine the dependencies between tasks and schedule ready tasks onto cores that execute the tasks. The programmer, therefore, does not have to explicitly express dependencies between tasks and the corresponding synchronization. Furthermore, the RTS can also transparently optimize data reuse between tasks and coarsen tasks, thereby relieving the programmer from these burdens.
Previous work [10] has shown, however, that the StarSs RTS, when implemented in software, can be a bottleneck that limits the scalability of applications parallelized using StarSs. Roughly speaking, the RTS cannot compute task dependencies and attend to finished tasks fast enough to keep all worker cores that execute the tasks busy. The same work therefore proposed a hardware task management system called Nexus to accelerate the RTS. In Nexus, task dependencies are computed using hardware hash tables and a scalable synchronization mechanism with the worker cores is provided. Results show that Nexus improves the scalability of a synthetic application modeled after H.264 decoding by a factor of 4.3 when using 16 worker cores.
Even though Nexus improves the scalability significantly, it has several limitations. For example, since the hash table entries have a fixed size, the number of inputs and outputs of each task is limited (up to 5 in [10] , [9] ). Similarly, the number of tasks that can depend on a certain data segment is limited. This limits the applicability of Nexus, i.e., not all StarSs applications can be executed on a multicore system with Nexus. Another limitation is that Nexus does not support double buffering, which allows executing one task while fetching the input data of another task. In [10] double buffering was not needed because the data transfer time was negligible.
In this paper we present Nexus++ that addresses these as well as other limitations. Nexus++ main contributions include: first, it solves the constraint on the maximum number of inputs/outputs a task can have by introducing dummy tasks. It also solves the constraint on the dependency count of a certain data segment by adding dummy entries to the list of tasks that depend on this data segment. Second, it support double (in fact arbitrary) buffering by providing a Task Controller at each worker core that buffers tasks before they are executed. Third, it implements task dependency resolution more efficiently, since fewer resources and computations are needed.Fourth, Nexus++ implementation is platform-independent, since its parameters are fully configurable, while Nexus was integrated in a simulator of the Cell processor.
A SystemC model has been developed to validate and evaluate the design. The preliminary results show that double buffering achieves a speedup of 54× for up to 64 cores. For 128 cores and more, the speedup gain starts to decrease because the master core that generates tasks and submits them to Nexus++ cannot generate them fast enough to keep all worker cores busy, and due to limited memory bandwidth. The results also show that applications that could not be executed by Nexus, such as Gaussian elimination with partial pivoting, which resembles the LINPACK benchmark, can be executed efficiently on a multicore system with Nexus++. This paper is organized as follows. Overview of the StarSs programming model and related work are described in Section II. Nexus++ and its features are described in Section III. In Section IV the simulation environment and the employed benchmarks are described. The experimental results are presented in Section V, and conclusions are drawn in Section VI.
II. BACKGROUND A. StarSs
StarSs is a task-based programming model, which enables exploitation of task-level parallelism, regardless of the target architecture. StarSs provides programmers with pragmas, an annotations added to the serial code, to identify potential pieces of code that can run in parallel. The programmer does not need to care about synchronization between tasks, as this is done implicitly by the StarSs RTS. Listing 1 shows an example of exploiting parallelism using pragmas.
The Annotating a function with the css task pragma defines a task. The inputs/outputs of the task should also be specified as with function decode() in Listing 1. StarSs also provides several synchronization pragmas such as the css barrier pragma.
A source-to-source compiler transforms the annotated function calls to runtime library calls, which generate a task out of each function call, and add it to the task graph. As in the example of Listing 1, every time function decode() is called, a task is generated.
Having identified the tasks and the direction of their parameters, the StarSs environment builds, at run time, the task graph, and the task-level parallelism is detected and exploited.
B. Related Work
Several hardware scheduling units have been proposed in literature. Most of them, however, assume independent tasks and are optimized for a certain application, a certain platform, or both. For example, Carbon [7] assumes independent tasks and uses hardware queues to retrieve tasks with low latency.
In StarSs, tasks can be dependent and it is the responsibility of the RTS to determine their dependencies. An example of a hardware accelerator targeted at a certain application domain is a hardware task scheduler optimized for H.264 decoding [1] . It requires, however, that the programmer specifies the dependencies between blocks. Etsion et al. [6] also proposed a hardware task management unit for the StarSs RTS, based on the similarity between task dependency checking and the instruction scheduler of an out-of-order processor. It was evaluated using high-level simulations, however, and detailed hardware models were not developed.
As mentioned before, our work builds upon Nexus [10] , which was integrated in a simulator of the Cell processor.
III. NEXUS++ HARDWARE TASK MANAGEMENT SYSTEM
The multicore system under consideration, shown in Figure 1 , is assumed to have one Master Core that executes the main thread and creates Task Descriptors, and several worker cores that execute the tasks. A Task Descriptor contains task-related information such as its function pointer and input/output list. Nexus++ is responsible for the task graph management usually carried out by the software RTS. In an n-core system (one master core and (n − 1) worker cores), Nexus++ is composed of n hardware modules:
• one Task Maestro, which is mainly responsible for dependency resolution, task scheduling, and load balancing, • and n − 1 local Task Controllers (TCs), one per worker core, and are mainly responsible for task buffering. 
A. System Description
The different components of Nexus++ shown in Figure 2 are described through explaining a task's life cycle. The busy column of a Task Descriptor is a boolean flag indicating whether this Task Descriptor is currently under processing by one of the blocks of the Task Maestro or not. This is to ensure exclusive access to any entry in the Task Pool at a certain time, and hence, preventing dead locks.
The *f column of a Task Descriptor indicates the function pointer of that task. The DC column stands for Dependence Counter, which records how many dependencies must be fulfilled before this task can be scheduled to run, i.e., how many inputs of this task are outputs of older tasks.
The nD stores the number of dummy entries that are linked to this Task Descriptor. Adding dummy entries to the Task Pool is the mechanism used to overcome the limit on the number of inputs/outputs a task can have. This mechanism is explained in Section III-C.
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-. " Resolving tasks dependencies: Once the Write TP block has finished storing a task in the Task Pool, it writes this task's ID (Task Pool's index) in a FIFO list called New Tasks, the event that triggers the Check Deps block. The latter block is responsible for checking whether the new submitted task is ready or not, by checking the new submitted task inputs/outputs against all those of the previously submitted tasks. The task dependence graph is stored inside the Dependence Table. The process of dependency resolution is described in detail in Section III-B to emphasize on its capabilities and efficiency.
Scheduling tasks: Once a ready task is found by the Check Deps block, it writes its ID to a FIFO list called the Global Ready Tasks list. This event triggers the Schedule block, which is responsible for scheduling ready tasks onto the worker cores. Another FIFO list called the Worker Cores IDs list contains initially all worker cores IDs (repeated "buffering depth" times). The Schedule block reads the latter FIFO for a worker core ID and schedules the last found ready task on this worker core. This simple round-robin scheduling mechanism achieves load balancing between cores, since whenever a core finishes running a task, the core's ID is written back at the tail of the Worker Cores IDs list.
The Task Maestro has two FIFO lists for each worker core. The first one called the C i RdyTasks (Core i Ready Tasks) list, and the second one is the C i FinTasks (Core i Finished Tasks) list. Scheduling a task on a core is done by writing the task's ID in that core's C i RdyTasks list. C i FinTasks lists are used later upon completion of tasks.
Send ready tasks to worker cores: Once the RdyTasks list of a certain core is written, this 1-bit list_written_event is communicated to the corresponding worker core. In each of the worker cores, a small and simple unit called the local Task Controller (TC) is integrated. The Task Controller is mainly responsible for communication with the Task Maestro, and to enable buffering of tasks.
A Task Controller contains four pipelined hardware blocks, namely the Get TD, Get Inputs, Run Task, and Put Outputs blocks. The first of them is the Get TD block, which is triggered upon writing a new task ID to the corresponding core's RdyTasks list. The Get TD block is responsible for fetching parts (*f and input/output list) of the Task Descriptors from the Task Maestro. This is done by sending a 1-bit request signal to the the Task Maestro; the event that is handled by the Send TDs block in the Task Maestro. The latter block works in a round-robin fashion. It checks all the requests from the different Task Controllers, and whenever it finds an active one, it reads the RdyTasks list corresponding to the incoming active signal and gets the ready task ID. Since a task ID is the index at which it is stored in the Task Pool, the Send TDs block reads the Task Descriptor at that index directly without searching the Task Pool. After the Send TDs block have sent the requested Task Descriptor to the requesting worker core, it writes the sent task ID to that core's FinTasks list, which is important upon task completion as will be shown later.
Sending tasks to worker cores upon requests from the local Task Controllers insures that the Send TDs block in the Task Maestro will not waste any clock cycle waiting for a local Task Controller, due to for example a handshaking protocol or full buffer at that local Task Controller.
Run tasks: After getting a task from the Task Maestro, the Get Inputs block at the Task Controller side, prefetches the task code and inputs from memory. Then, the Run Task block passes the task to the worker core to run it, and finally the Put Outputs block writes the outputs back to memory, and notifies the Task Maestro, via a 1-bit notification signal, of task completion.
Finalize tasks, and update the task graph: The taskfinished notification signals from the local Task Controllers are handled by the Handle Finished block in the Task Maestro. The latter block also works in a round-robin fashion; it continuously checks the notification signals from the different cores, and whenever it finds an active one, it performs two things: first, it acknowledges the corresponding local Task Controller of the observation of its task-finished signal, so the local Task Controller deactivates its task-finished signal consequently.
The second thing the Handle Finished block performs is that it reads the FinTasks list of the corresponding worker core. The value read is the ID of the finished task, since the FinTasks list was written by the Send TDs block immediately after having sent the Task Descriptor to the corresponding worker core. After reading the finished task ID, the Handle Finished block reads the input/output list of the finished task from the Task Pool, updates the Dependence Table and The Dependence Table: The place where dependence information are stored. Each input/output that is accessed by a task will have an entry in the Dependence Table indicating its access mode, and a Kick-Off List that contains the IDs of tasks waiting for this address to be produced before they can run.
The Dependence Table is a hash table with a simple Table II . The first column hAddr is the hash address, followed by a valid bit in the v column, followed by the full memory address in the fAddr column. Size and access mode of this memory segment are stored in the Size and isOut columns respectively. The Rdrs column indicates the number of tasks reading-only this memory segment at a certain time. The ww flag (stands for a writer waits) indicates whether a task is waiting for previous readers to finish before it can run and write this memory segment. The latter case is known as the write-after-read hazards WAR. Although the WAR hazards and the write-after-write WAW hazards are false dependencies and are normally resolved using renaming techniques, Nexus++ supports them as a safe guard.
The n_v, n_i, and p_i columns stand for next is valid flag, next entry index, and previous entry index respectively, which builds up a linked-list structure inside the Dependence Table  for entries that map to the same hash address. The h_D and l_D are the has dummy flag and last dummy index to implement the dummy entries mechanism explained in Section III-C in the Dependence Table, to overcome the limit on the number of tasks that may depend on a certain memory segment. These tasks are stored in the Kick-Off List of which is composed of the columns T 1 . . . T 8 of Table II .
Resolving new tasks dependencies: Every new submitted task to the Task Maestro is handled by the Check Deps block, of which pseudocode is shown in Listing 2. Listing 2 shows that for each entry A in the input/output list of the newTask, the Dependence Table is looked up, and an entry for A would be inserted if it was not found. On the other hand, if A was found, then an older task is already accessing it. In this case, the access modes are checked; if both the old and new tasks access A as read-only, then the new task is granted access to A. However, if the older task is writing A, then the new task T 2 is added to the Kick-Off List of A as shown in Table II regardless of its access mode to A (RAW or WAW hazards when the new task T 2 is a reader or a writer of A respectively), and its Dependence Counter is incremented.
Finally, the WAR hazards are handled using the ww (a writer waits) flag in Table II . If a task T 1 is reading B, and T 10 wants to write B, then T 10 is added to the Kick-Off List of B as shown in Table II , its Dependence Counter is incremented, and the ww flag is set. Any other task that wishes to access B, regardless its access mode, will be added to the Kick-Off List of B, and its Dependence Counter is incremented.
After checking all inputs/outputs of a new task, the Check Deps block checks the new task's Dependence Counter, if it was 0, then the task does not depend on any other older tasks, and can be scheduled to run. indices as task IDs eliminate the need to search the tables. In Nexus, on the other hand, three tables (containing two KickOff Lists) are used and are accessed always for all kinds of scenarios.
C. Dummy Tasks and Entries
In a Task Descriptor, a task has a limited number of inputs/outputs, so applications with tasks that have more inputs/outputs can not be executed directly on a system with Nexus. In addition, not all tasks necessarily have a number of inputs/outputs equal to the Task Descriptor's limit, which yields a poor memory utilization. We solve this problem by introducing dummy tasks. A dummy task will not be executed, it just takes the form of a task by having an entry in the Task Pool, only to store inputs/outputs that did not fit in the parent's input/output list. Figure 3 shows a scenario to demonstrate the need for dummy tasks. If T x has 2n outputs, and a Task Descriptor can only store n of them (8 in our design), then dummy tasks (D 1 and D 2 ) are created having their inputs/outputs as those that did not fit in the parent's (T x ) Task Descriptor. A dummy task is simply a pointer that replaces the last entry of an input/output list.
In Table I , this mechanism is accomplished using the nD (number dummy) column along with the last column (P 8 or ptr_next Dummy) of a Task Descriptor. The number of the extra Task Descriptors needed is stored in the nDummies column of the parent entry, as shown in the example in Table I . The Task Descriptor at index 98 has 10 inputs/outputs, which is more than maximum limit of 8 per Task Descriptor, that is why a new entry is occupied by this task, namely the Task Descriptor at index 99. The parent entry at index 98 has 1 in its nDummies field, indicating that this task occupies in total 2 Task Descriptors, and the last entry in its input/output list now points to index 99. This process is done by the Write TP block.
Although this solves the problem of having a fixed, limited number of inputs/outputs per task, the maximum number of inputs/outputs is still bounded by the size of the Task Pool.
The same principle can be deployed in the Dependence Table shown in Table II , where the Kick-Off List has a limited size, thus restricting the number of tasks that might depend on a certain memory segment. As a solution, we add dummy entries to the Dependence Table to extend the Kick-Off List of a certain entry.
In Table II , a precise example is shown. Memory segment 0x1C is currently being written by a certain task T 1 , and the number of tasks that are waiting in the Kick-Off List of 0x1C doesn't fit in a single Kick-Off List. That is why the h_D flag Dummy tasks are injected by the Task Maestro when needed at run time. They utilize memory well, and are scalable. The compiler could also add dummy tasks when it discovers that a task has more inputs/outputs than the maximum. However, the master core then would have to generate and submit more TDs, and [9] indicates that eventually the master core forms the bottleneck. Furthermore, the compiler can not add dummy entries to the Dependence Table since it depends on runtime information which is not available to the compiler. For these reasons we have decided that the Task Maestro adds dummy tasks and entries.
IV. EXPERIMENTAL SETUP A. Benchmarks
Several benchmarks were used to evaluate Nexus++. First, we used a trace of parallel H.264 decoder decoding one full HD frame on a Cell Broadband Engine processor [11] , consisting of 8160 tasks in total. The trace consists of tasks input/output information, tasks execution times and the time they have spent reading/writing their inputs/outputs from/to memory. On average a task spends 7.5μs for accessing offchip memory and 11.8μs for execution [2] . The benchmark processes a matrix of 120 × 68 macroblocks and the dependency pattern is shown in Figure 4 (a) [15] . Tasks are generated in serial execution order, which is from left to right and from top to bottom. Initially there is only one task ready for execution, but this number increases until halfway execution, after which it decreases again. This ramping effect influences the average amount of parallelism available in the benchmark and thus its scalability.
To evaluate Nexus++ for a range of dependency patterns, we created two additional synthetic benchmarks derived from the H.264 benchmark. Their dependency patterns are shown in Figure 4 (b) and (c). We also used an additional benchmark without dependencies, i.e., has only independent tasks, in order to measure the maximum scalability of Nexus++. In contrast to dependency pattern (a), the dependency patterns ) and (c) do not suffer from the ramping effect. Instead, these dependency patterns provide a constant number of parallel tasks. In (b), however, the dependency pattern has the same direction as the order in which tasks are generated. As a consequence, the amount of effective available parallelism could be reduced by the speed of the addition process or the size of the Task Pool, since when the table is full, tasks of the first row have to be executed to make room for other tasks. Hence, leading to an indirect dependency.
To validate the dummy tasks/entries approach, the task graph of Gaussian elimination with partial pivoting [16] is used. In this benchmark, the number of tasks that depend on certain outputs depends on the size of the input matrix as depicted in the dependency pattern of Figure 5 , assuming an n × n matrix.
The execution starts with one task (T , where n is the matrix dimension. Each task performs number of floating point operations FLOPs. This number represent the weight W of a task and equals [16] :
where i, j are the row and column numbers respectively. Hence the duration of a task T Some tasks in the Gaussian elimination benchmark are really small (few FLOPs), but as can be seen in Formula (1) and Figure 5 , the number of tasks of a certain weight is directly proportional to the weight itself. So the large portion of tasks are relatively coarse, and only a small portion are fine. Table III gives an overview about number and granularity of Gaussian tasks for different matrix sizes.
B. Simulation Environment
The Task Machine: Nexus++ was simulated using the Task Machine, a SystemC simulator of a task-based, trace-driven multicore system. The Task Machine is a fully configurable system that is designed to match modern real systems. Among the configurable parameters are the number of cores, core Matrix dimension # Tasks  Average task weight (FLOPs)  250  31374  167  500  125249  334  1000  500499  667  3000  4501499  2012  5000  12502499  3523   TABLE III  GAUSSIAN ELIMINATION TASKS FOR DIFFERENT TABLE IV  SYSTEM PARAMETERS clock frequency, onchip/offchip memory access times, etc. Tasks information are read from experimental traces, which include tasks input/output information, and also their execution and memory access times. Thus task execution is simply modeled by waiting for a certain time. Memory accesses delays are modeled in the same way and memory contention is also modeled. The list of parameters and their values are shown in Table IV .
Nexus++ is simulated assuming a clock cycle time of 2 ns, which equals a clock frequency of 500 MHz. The Task Maestro tables and the FIFO lists are on-chip storage and therefore their access times are relatively fast. The hash table access time equals the on-chip access time multiplied by the number of lookups required per access.
The traces recording execution and communication times per task were generated after parallel H.264 decoding on a Cell processor [11] . Thus, the experiments are assuming a localstores, shared-memory architecture. Nevertheless, Nexus++ concept can be applied to any other multicore architecture.
Design Space Exploration: The sizes of the Task Maestro tables and lists were empirically determined. They are summarized in Table IV . We observed, as will be shown later in Figure 6 , that for the current benchmarks, the Task Pool should be able to contain 1k Task Descriptors. Assuming 8 parameters and a total 78 Bytes per task descriptor yields a Task Pool size of 78 KB. The Dependence Table, on the other hand, should be able to hold 4K entries, as will be shown later in Figure 6 . Each entry size equals 28 bytes, which yields a table size of 112 KB.
Having 1K tasks in the Task Pool, 10 bits are needed index it and to identify a single task ID. This number is rounded up to multiples of a byte (i.e., 2 bytes), yields that 2KB are needed to store the IDs of a 1K tasks, which is the selected size for the New Tasks list, the TP Free Indices list, and the Global Ready Tasks list. 1 byte is allocated to store the size of one Task Descriptor upon its reception from the Master Core.
This gives a total size of 1KB for the New Tasks list to store the sizes of 1K Task Descriptors.
Simulating up to 512 worker cores, requires 9 bits to assign an individual ID to each core. Rounding this number up to multiples of bytes gives a 2KB Worker Cores IDs list size. Assuming double buffering, a worker core should be able to store two task IDs in its RdyTasks and FinTasks lists, which yields a size of 4 bytes per list.
Access Latencies: The access time for the ∼100 KB onchip memory structures(those are mainly the Task Pool and the Dependence Table) was determined using Cacti 5.3 [8] , and was found to be 2 ns for each of them. Off-chip memory (RAM) access time is also determined using the same tool, and was found to be 12 ns per 128 bytes RAM chunk, assuming 32-bank 1GB of RAM, which is equivalent to a maximum memory bandwidth of 10.67 GB/s. The off-chip memory is assumed to have 32 banks, each having one read/write port. Therefore, no more than 32 tasks can access the memory at a given time, and this is how contention accessing off-chip memory is modeled.
The latency of preparation and submission of Task Descriptors by the master core was estimated. These times were measured in Nexus [9] in detail. As Nexus++ avoids offchip communication in this part, we had to compensate for this. As a result, the task preparation was set to 30 ns , while the task submission is not fixed since it depends on the size of the input/output list of a task. The modeled onchip bus is a very basic one. It is an 8-byte width bus, and its bandwidth is assumed to be 2GB/s which is a typical bandwidth of the state-of-the-art on-chip buses [13] . Every time the Master Core wishes to submit a task to the Task Maestro, it arranges the task's information into 8-byte words. The first word specifies the task's ID and function pointer, and every other word specifies a single parameter(including its address, size, and access mode). The Master Core also sends initially a handshaking word specifying the new task's number of words, and hence, number of its parameters. We assume that for each task submission, an initial(handshaking) bus delay of 5 cycles is needed, and each word takes 2 cycles(2GB/s bus bandwidth) to reach the Task Maestro. For example, a task with 4 parameters takes 10 cycles(20 ns), whereas an 8-parameters task takes 14 cycles(28 ns) submission delay.
V. EVALUATION Nexus++ was tested under different conditions, varying the number of worker cores, the buffering depth, and with different dependency patterns.
Using double buffering, the independent tasks benchmark was performed varying the number of cores. Measuring the speedup against the single core experiment, the independent tasks benchmark achieved a speedup of 54× on 64 cores. Furthermore, it achieved 143× on 256 cores, assuming contention-free memory. When disabling task preparation delay, the resulting speedup was 221× using 256 cores.
Design space exploration is also performed by running the independent tasks benchmark, on a 256-core system with double buffering, and contention-free memory. First, in order to determine the optimal Dependence Table size, all the other structures are configured to be very large, the Task Pool , for example, is configured to hold 8K Task Descriptors at once (given that the total number of tasks is 8160). The first column in Figure 6 shows the speedup achieved against varying the Dependence enhances shorter Kick-Off List chain(almost half of that when the Dependence Table is set to 2K entries), as showin in the third column of Figure 6 , as longer Kick-Off List chains implies a longer search time. The second column shows the speedup when varying the Task Pool size, and fixing the Dependence Table size at 8K entries. A Task Pool size of 512 entries is enough to achieve a speedup of 143×, however, a 1K entries Task Pool is chosen to allow a larger task window. Figure 7 shows the achieved speedup for the benchmarks illustrated in Figure 4 . As before, we simulate 8160 tasks with execution and communication times obtained from a parallel H.264 decoder [2] . The speedup is measured against the single core experiment of Nexus++ (double buffering enabled). Limited application scalability explains why the speedup gain decreases faster for the H.264 benchmark compared to the independent tasks speedup.
More interesting is the speedup gain difference between the benchmarks with horizontal and vertical dependencies illustrated in Figures 4(b) and 4(c) , respectively. Although the Task Pool is larger than a single row, the processing of non-ready tasks before reaching the next ready task (first task in the second row of Figure 4(b) ) limits the scalability of this benchmark to at most 8 cores, whereas the benchmark illustrated in Figure 4 (c) scales well to 64 cores. Figure 8 shows the speedup achieved by using different multicore systems to solve the Gaussian elimination problem ( Figure 5 ) for different matrices of sizes ranging from 250 × 250 to 5000 × 5000. Memory contention is modeled, and double buffering is used.
Although the size of the Kick-Off List of each of the Dependence Table entries is equal to 8, Nexus++ could handle the Gaussian elimination problem for matrices of large sizes. This is mainly because of the dummy entries added to the Dependence Table. As shown in Figure 8 , the matrix size has a great impact on the speedup gain and the scalability of the system, since a bigger matrix results in a larger number of tasks of larger granularity. A 5000 × 5000 matrix scaled up to 64 cores with a speedup factor of 45×. This experiment includes building and managing a task graph of 12502499 tasks with 3523 FLOPs per task on average as shown in Table III . Each single worker core is assumed to be able to do 2 GFLOPS, which means that the average computation time of each of the aforementioned tasks equals 1.77μs.
Although the 250 × 250 has very small tasks (83.5ns per task on average), Nexus++ could handle them. The benchmark scaled to 4 cores and a speedup of 2.3× is achieved. This demonstrates the applicability of Nexus++ to any kind of applications, even those with very fine grained tasks.
All tables and FIFO lists in the Nexus++ task manager do not exceed 210KB of memory. Nevertheless, they are sufficient to perform all the objectives of Nexus++. The Task Superscalar [5] , on the other hand, consumes more than 6.5MB and still has a static limit (19) on the number of inputs/outputs a task can have. Nexus++ introduces dummy tasks/entries in the Task Pool and the Dependence Table respectively, uses the Task Pool indices as tasks identifiers, and uses its internal structures more dynamically and efficiently, therefore tables sizes are relatively small.
VI. CONCLUSION
We have presented Nexus++, a hardware task management accelerator for the StarSs RTS. Compared to previous work Nexus++ makes four main contributions. First, it overcomes the limitation of Nexus that a task can only have a fixed, limited number of inputs/outputs by introducing dummy tasks in the Task Pool. It also overcomes the limitation that only a fixed, limited number of tasks can depend on a certain task by introducing dummy entries in the Kick-Off Lists of the Dependence Table. Second, it support double buffering by providing a task controller in each worker core. Third, it implements task dependency resolution more efficiently, since fewer hash table lookups are required to determine if tasks depend on each other. Fourth, we have presented a platform-independent implementation of Nexus++ whose parameters are fully configurable, while Nexus was integrated in a simulator of the Cell processor.
Experimental results obtained using a SystemC model show that double buffering achieved a speedup of 54 × /143× with/without modeling memory contention respectively, for a benchmark modeled after H.264 decoding. Furthermore, double buffering increases the scalability of the system. Eventually, for large (64 cores and more) systems, the speedup gain starts to decrease, mainly because the application does not exhibit sufficient task-level parallelism, insufficient memory bandwidth, and/or because the master core cannot generate tasks fast enough to keep all worker cores busy. We have also shown that a benchmark modeled after Gaussian elimination, where the number of tasks that depend on a certain task is not constant, ran successfully and efficiently with an achieved speedup of 45× for an 5000 × 5000 matrix using 64 cores.
Although Nexus++ targets StarSs applications, parts of it can be reused for other programming models. For example, it contains hardware queues that can be used for low-latency retrieval of independent tasks. Future work will focus on how to make Nexus++ more versatile.
